MICROCHIP Core16550 Universal Asynchronous Receiver Transmitter
परिचय
Core16550 is a standard Universal Asynchronous Receiver-Transmitter (UART) that ensures software compatibility with the widely used 16550 device. It handles serial-to-parallel data conversion for inputs from modems or other serial devices and performs parallel-to-serial conversion for data sent from the CPU to these devices.
During transmission, data is written in parallel into the UART’s transmit First-In, First-Out (FIFO) buffer. The data is then serialized for output. When receiving, the UART converts incoming serial data into a parallel and enables easy access for the processor.
A typical application of the 16550 UART is illustrated in the following figure.
Figure 1. Typical 16550 Application
Table 1. Core16550 Summary
प्रमुख वैशिष्ट्ये
Following are the key features of Core16550:
- Transmitter and receiver are each buffered with upto 16-byte FIFOs to reduce the number of interrupts presented to the CPU.
- Adds or strips standard asynchronous communication bits (Start, Stop and Parity).
- Independently controlled transmit, receive, line status and data set interrupts
- Programmable baud generator
- Modem control functions (CTSn, RTSn, DSRn, DTRn, RIn and DCDn).
- प्रगत पेरिफेरल बस (APB) रजिस्टर इंटरफेस
Discontinued Features
Very High Speed Integrated Circuit (VHSIC) Hardware Description Language (VHDL) support will be discontinued from this version.
Core16550 Change Log Information
हा विभाग सर्वसमावेशक ओव्हर प्रदान करतोview of the newly incorporated features, beginning with the most recent release.
| आवृत्ती | नवीन काय आहे |
| Core16550 v3.4 | Core16550 uses system verilog keyword “break” as register name which was causing syntax error issue. The keyword is replaced with another name to resolve this issue.
Added PolarFire® family support |
| Core16550 v3.3 | Added Radiation-tolerant FPGA (RTG4™) family support |
- Functional Block Description (Ask a Question)
This section provides a short description for each element of the internal block diagram as displayed in the following figure.
Figure 1-1. Core16550 Block Diagram
Elements of the Internal Block Diagram (Ask a Question)
The following section provides information about elements of the the internal block diagram.
- RWControl (Ask a Question)
The RWControl block is responsible for handling the communications with the processor (parallel) side of the system. All the writing and reading of Internal registers are accomplished through this block. - UART_Reg (Ask a Question)
The UART_Reg block holds all of the device Internal registers. - RXBlock (Ask a Question)
This is the receiver block. RXBlock receives the incoming serial word. It is programmable to recognize data widths, such as 5, 6, 7 or 8 bits; various parity settings, such as even, odd or no-parity; and different stop bits, such as 1, 1½ and 2 bits. RXBlock checks for errors in the input data stream, such as overrun errors, frame errors, parity errors and break errors. If the incoming word has no problems, it is placed in the receiver FIFO. - Interrupt Control (Ask a Question)
The Interrupt Control block sends an interrupt signal back to the processor, depending on the state of the FIFO and its received and transmitted data. The Interrupt Identification register provides the level of the interrupt. Interrupts are sent for empty transmission/receipt buffers (or FIFOs), an error in receiving a character, or other conditions requiring the attention of the processor. - Baud Rate Generator (Ask a Question)
This block takes the input PCLK and divides it by a programmed value (from 1 to 216 – 1). The result is divided by 16 to create the transmission clock (BAUDOUT). - TXBlock (Ask a Question)
The Transmit block handles the transmission of data written to the Transmit FIFO. It adds the required Start, Parity and Stop bits to the data being transmitted so the receiving device can do the proper error handling and receiving.
Software Interface (Ask a Question)
The Core16550 register definitions and address mappings are described in this section. The following table shows the Core16550 register summary.
| PADDR[८:५]
(पत्ता) |
Divisor Latch Access Bit1
(DLAB) |
नाव | प्रतीक | Default (reset) Value | No. of Bits | वाचा/लिहा |
| 00 | 0 | Receiver Buffer Register | RBR | XX | 8 | R |
| 00 | 0 | Transmitter Holding Register | THR | XX | 8 | W |
| 00 | 1 | Divisor Latch (LSB) | डीएलआर | 01 ता | 8 | R/W |
| 04 | 1 | Divisor Latch (MSB) | DMR | 00 ता | 8 | R/W |
| 04 | 0 | व्यत्यय सक्षम नोंदणी | IER | 00 ता | 8 | R/W |
| 08 | X | Interrupt Identification Register | आयआयआर | C1h | 8 | R |
| 08 | X | FIFO नियंत्रण नोंदणी | FCR | 01 ता | 8 | W |
| 0C | X | Line Control Register | LCR | 00 ता | 8 | R/W |
| 10 | X | Modem Control Register | MCR | 00 ता | 8 | R/W |
| 14 | X | Line Status Register | LSR | 60 ता | 8 | R |
| 18 | X | Modem Status Register | एमएसआर | 00 ता | 8 | R |
| 1C | X | Scratch Register | SR | 00 ता | 8 | R/W |
महत्वाचे
DLAB is the MSB of the Line Control Register (LCR bit 7).
Receiver Buffer Register (Ask a Question)
The Receiver Buffer register is defined in the following table.
Table 1-2. Receiver Buffer Register (Read Only)—Address 0 DLAB 0
| बिट्स | नाव | डीफॉल्ट स्थिती | Valid States | कार्य |
| ११०..१२१ | RBR | XX | 0..FFh | Received data bits. Bit 0 is the LSB, and is the first received bit. |
Transmitter Holding Register (Ask a Question)
The Transmitter Holding register is defined in the following table.
Table 1-3. Transmitter Holding Register—Write Only
| बिट्स | नाव | डीफॉल्ट स्थिती | Valid States | कार्य |
| ११०..१२१ | THR | XX | 0..FFh | To transmit data bits. Bit 0 is the LSB, and is transmitted first. |
FIFO Control Register (Ask a Question)
The FIFO Control register is defined in the following table.
| बिट्स (७:४) | डीफॉल्ट स्थिती | Valid States | कार्य |
| 0 | 1 | 0, 1 | Enables both the Transceiver (Tx) and Receiver (Rx) FIFOs. This bit must be set to 1 when other FCR bits are written to or they will not be programmed.
0: अक्षम 1: सक्षम |
| 1 | 0 | 0, 1 | Clears all bytes in the Rx FIFO and resets its counter logic. The Shift register is not cleared.
0: अक्षम 1: सक्षम |
| 2 | 0 | 0, 1 | Clears all bytes in the Tx FIFO and resets its counter logic. The Shift register is not cleared.
0: अक्षम 1: सक्षम |
| 3 | 0 | 0, 1 | 0: Single transfer DMA: Transfer made between CPU bus cycles
1: Multi-transfer DMA: Transfers made until Rx FIFO empty or Transmission System Operator (TSO) Transmit (XMIT) FIFO filled. FCR[0] must be set to 1 to set FCR[3] to 1. |
| 4, 5 | 0 | 0, 1 | भविष्यातील वापरासाठी राखीव. |
| 6, 7 | 0 | 0, 1 | These bits are used to set the trigger level for the Rx FIFO interrupt. 7 6 Rx FIFO Trigger Level (bytes)
0 0 01 0 1 04 1 0 08 1 1 14 |
The Divisor Control Registers (Ask a Question)
The Baud Rate (BR) clock is generated by dividing the input reference clock (PCLK) by 16 and the divisor value.
The following table lists an example of divisor values for desired BR when using an 18.432 MHz reference clock.
Table 1-5. Divisor Latch (LS and MS)
| बिट्स | नाव | डीफॉल्ट स्थिती | Valid States | कार्य |
| ११०..१२१ | डीएलआर | 01 ता | 01..FFh | The LSB of divisor value |
| ११०..१२१ | DMR | 00 ता | 00..FFh | The MSB of divisor value |
Table 1-6. Baud Rates and Divisor Values for 18.432 MHz Reference Clock
| बॉड रेट | Decimal Divisor (Divisor Value) | टक्केवारी त्रुटी |
| 50 | 23040 | 0.0000% |
| 75 | 15360 | 0.0000% |
| 110 | 10473 | -0.2865% |
| 134.5 | 8565 | 0.0876% |
| 150 | 7680 | 0.0000% |
| 300 | 3840 | 0.0000% |
| 600 | 1920 | 0.0000% |
| 1,200 | 920 | 4.3478% |
| 1,800 | 640 | 0.0000% |
| बॉड रेट | Decimal Divisor (Divisor Value) | टक्केवारी त्रुटी |
| 2,000 | 576 | 0.0000% |
| 2,400 | 480 | 0.0000% |
| 3,600 | 320 | 0.0000% |
| 4,800 | 240 | 0.0000% |
| 7,200 | 160 | 0.0000% |
| 9,600 | 120 | 0.0000% |
| 19,200 | 60 | 0.0000% |
| 38,400 | 30 | 0.0000% |
| 56,000 | 21 | -2.0408% |
Interrupt Enable Register (Ask a Question)
The Interrupt Enable register is defined in the following table.
Table 1-7. Interrupt Enable Register
| बिट्स | नाव | डीफॉल्ट स्थिती | Valid State | कार्य |
| 0 | ERBFI | 0 | 0, 1 | Enables “Received Data Available Interrupt” 0: Disabled
1: सक्षम |
| 1 | ETBEI | 0 | 0, 1 | Enables the “Transmitter Holding Register Empty Interrupt” 0: Disabled
1: सक्षम |
| 2 | ELSI | 0 | 0, 1 | Enables the “Receiver Line Status Interrupt” 0: Disabled
1: सक्षम |
| 3 | EDSSI | 0 | 0, 1 | Enables the “Modem Status Interrupt” 0: Disabled
1: सक्षम |
| ११०..१२१ | राखीव | 0 | 0 | नेहमी 0 |
Interrupt Identification Register (Ask a Question)
The Interrupt Identification register is listed in the following table. Table 1-8. Interrupt Identification Register
| बिट्स | नाव | डीफॉल्ट स्थिती | Valid States | कार्य |
| ११०..१२१ | आयआयआर | 1h | 0..Ch | Interrupt identification bits. |
| ११०..१२१ | राखीव | 00 | 00 | नेहमी 00 |
| ११०..१२१ | मोड | 11 | 11 | 11: FIFO mode |
The Interrupt Identification register field is defined in the following table.
Table 1-9. Interrupt Identification Register Field (IIR)
| IIR Value[3:0)] | प्राधान्य स्तर | व्यत्यय प्रकार | Interrupt Source | Interrupt Reset Control |
| 0110 | सर्वोच्च | Receiver line status | Overrun error, parity error, framing error or break interrupt | Reading the Line Status register |
| 0100 | दुसरा | Received data available | Receiver data available | Reading the Receiver Buffer register or the FIFO drops below the trigger level |
| टेबल 1-9. Interrupt Identification Register Field (IIR) (continued) | ||||
| IIR Value[3:0)] | प्राधान्य स्तर | व्यत्यय प्रकार | Interrupt Source | Interrupt Reset Control |
| 1100 | दुसरा | Character timeout indication | No characters are read from the Rx FIFO during the last four character times and there was at least one character in it during this time. | Reading the Receiver Buffer register |
| 0010 | तिसरा | Transmitter Holding register empty | Transmitter Holding register empty | Reading the IIR or writing into the Transmitter Holding register |
| 0000 | चौथा | मोडेम स्थिती | Clear to Send, Data Set Ready, Ring Indicator or Data Carrier Detect | Reading the Modern Status register |
Line Control Register (Ask a Question)
The Line Control register is listed in the following table. Table 1-10. Line Control Register
| बिट्स | नाव | डीफॉल्ट स्थिती | Valid States | कार्य |
| ११०..१२१ | WLS | 0 | 0..3 ता | Word Length Select 00: 5 bits
01:6 बिट्स 10:7 बिट्स 11:8 बिट्स |
| 2 | एसटीबी | 0 | 0, 1 | Number of Stop Bits 0: 1 Stop bit
1: 1½ Stop bits when WLS = 00 2: Stop bits in other cases |
| 3 | पेन | 0 | 0, 1 | Parity Enable 0: Disabled
1: Enabled. Parity is added in transmission and checked in receiving. |
| 4 | EPS | 0 | 0, 1 | Even Parity Select 0: Odd parity
1 : Even parity |
| 5 | SP | 0 | 0, 1 | Stick Parity 0: Disabled
1: सक्षम Following are the parity details, when stick parity is enabled: Bits 4..3 11: 0 will be sent as a Parity bit, and checked in receiving. 01: 1 will be sent as a Parity bit, and checked in receiving. |
| 6 | SB | 0 | 0, 1 | Set Break 0: Disabled
1: Set break. SOUT is forced to 0. This does not have any effect on transmitter logic. The break is disabled by setting the bit to 0. |
| 7 | DLAB | 0 | 0, 1 | Divisor Latch Access Bit
0: Disabled. Normal Addressing mode in use. 1: Enabled. Enables access to the Divisor Latch registers during read or write operation to address 0 and 1. |
Modem Control Register (Ask a Question)
The Modem Control register is listed in the following table.
| बिट्स | नाव | डीफॉल्ट स्थिती | Valid States | कार्य |
| 0 | डीटीआर | 0 | 0, 1 | Controls the Data Terminal Ready (DTRn) output. 0: DTRn <= 1
1: DTRn <= 0 |
| 1 | RTS | 0 | 0, 1 | Controls the Request to Send (RTSn) output. 0: RTSn <= 1
1: RTSn <= 0 |
| 2 | बाहेर १ | 0 | 0, 1 | Controls the Output1 (OUT1n) signal. 0: OUT1n <= 1
1: OUT1n <= 0 |
| 3 | बाहेर १ | 0 | 0, 1 | Controls the Output2 (OUT2n) signal. 0: OUT2n <= 1
1: OUT2n <= 0 |
| 4 | पळवाट | 0 | 0, 1 | Loop enable bit 0: Disabled
1: Enabled. The following occurs in Loop mode: SOUT is set to 1. The SIN, DSRn, CTSn, RIn and DCDn inputs are disconnected. The output of the Transmitter Shift register is looped back into the Receiver Shift register. The modem control outputs (DTRn, RTSn, OUT1n and OUT2n) are connected internally to the modem control inputs, and the modem control output pins are set at 1. In Loopback mode, the transmitted data is immediately received, allowing the CPU to check the operation of the UART. The interrupts are operating in Loop mode. |
| ११०..१२१ | राखीव | 0h | 0 | राखीव |
Line Status Register (Ask a Question)
The Line Status register is defined in the following table.
Table 1-12. Line Status Register—Read Only
| बिट्स | नाव | डीफॉल्ट स्थिती | Valid States | कार्य |
| 0 | DR | 0 | 0, 1 | Data Ready indicator
1 when a data byte has been received and stored in the receive buffer or the FIFO. DR is cleared to 0 when the CPU reads the data from the receive buffer or the FIFO. |
| 1 | OE | 0 | 0, 1 | Overrun Error indicator
Indicates that the new byte was received before the CPU read the byte from the receive buffer, and that the earlier data byte is destroyed. OE is cleared when the CPU reads the Line Status register. If the data continues to fill the FIFO beyond the trigger level, an overrun error occurs once the FIFO is full and the next character has been completely received in the Shift register. The character in the Shift register is overwritten, but it is not transferred to the FIFO. |
| 2 | PE | 0 | 0, 1 | Parity Error indicator
Indicates that the received byte had a parity error. PE is cleared when the CPU reads the Line Status register. This error is revealed to the CPU when its associated character is at the top of the FIFO. |
| 3 | FE | 0 | 0, 1 | Framing Error indicator
Indicates that the received byte did not have a valid Stop bit. FE is cleared when the CPU reads the Line Status register. The UART will try to resynchronize after a framing error. To do this, it assumes that the framing error was due to the next Start bit, so it samples this Start bit twice, and then starts receiving the data. This error is revealed to the CPU when its associated character is at the top of the FIFO. |
| तक्ता 1-12. Line Status Register—Read Only (continued) | ||||
| बिट्स | नाव | डीफॉल्ट स्थिती | Valid States | कार्य |
| 4 | BI | 0 | 0, 1 | Break Interrupt indicator
Indicates that the received data is at 0, longer than a full word transmission time (Start bit + Data bits + Parity + Stop bits). BI is cleared when the CPU reads the Line Status register. This error is revealed to the CPU when its associated character is at the top of the FIFO. When break occurs, only one zero character is loaded into the FIFO. |
| 5 | तीन | 1 | 0, 1 | Transmitter Holding Register Empty (THRE) indicator
Indicates that the UART is ready to transmit a new data byte. THRE causes an interrupt to the CPU when bit 1 (ETBEI) in the Interrupt Enable register is 1. This bit is set when the TX FIFO is empty. It is cleared when at least one byte is written to the TX FIFO. |
| 6 | TEMT | 1 | 0, 1 | Transmitter Empty indicator
This bit is set to 1 when both the transmitter FIFO and Shift registers are empty. |
| 7 | FIER | 0 | 1 | This bit is set when there is at least one parity error, framing error or break indication in the FIFO. FIER is cleared when the CPU reads the LSR if there are no subsequent errors in the FIFO. |
Modem Status Register (Ask a Question)
The Modem Status register is listed in the following table.
Table 1-13. Modem Status Register—Read Only
| बिट्स | नाव | डीफॉल्ट स्थिती | Valid States | कार्य |
| 0 | डीसीटीएस | 0 | 0, 1 | Delta Clear to Send indicator.
Indicates that the CTSn input has changed state since the last time it was read by the CPU. |
| 1 | DDSR | 0 | 0, 1 | Delta Data Set Ready indicator
Indicates that the DSRn input has changed state since the last time it was read by the CPU. |
| 2 | तेरी | 0 | 0, 1 | Trailing Edge of Ring Indicator detector. Indicates that RI input has changed from 0 to 1. |
| 3 | DDCD | 0 | 0, 1 | Delta Data Carrier Detect indicator Indicates that DCD input has changed state.
Note: Whenever bit 0, 1, 2 or 3 is set to 1, a Modem Status interrupt is generated. |
| 4 | CTS | 0 | 0, 1 | पाठवायला साफ करा
The complement of the CTSn input. When bit 4 of the Modem Control Register (MCR) is set to 1 (loop), this bit is equivalent to DTR in the MCR. |
| 5 | DSR | 0 | 0, 1 | डेटा सेट सज्ज
The complement of the DSR input. When bit 4 of the MCR is set to 1 (loop), this bit is equivalent to RTSn in the MCR. |
| 6 | RI | 0 | 0, 1 | रिंग इंडिकेटर
The complement of the RIn input. When bit 4 of the MCR is set to 1 (loop), this bit is equivalent to OUT1 in the MCR. |
| 7 | डीसीडी | 0 | 0, 1 | डेटा वाहक शोध
The complement of DCDn input. When bit 4 of the MCR is set to 1 (loop), this bit is equivalent to OUT2 in the MCR. |
Scratch Register (Ask a Question)
The Scratch register is defined in the following table.
| बिट्स | नाव | डीफॉल्ट स्थिती | कार्य |
| ११०..१२१ | SCR | 00 ता | Read/Write register for CPU. No effects on UART operation. |
Tool Flows (Ask a Question)
This section provides the details about the tool flows.
स्मार्टडिझाइन (एक प्रश्न विचारा)
Core16550 is available for download in the SmartDesign IP deployment design environment. The core is configured using the configuration GUI within SmartDesign, see the following figure.
For information about how to use SmartDesign to instantiate, configure, connect and generate cores, see the SmartDesign User Guide.
Figure 2-1. Core16550 Configuration
Simulation Flows (Ask a Question)
The user testbench for Core16550 is included in all releases.
To run simulations, select the User Testbench Flow option within SmartDesign and click Generate Design under the SmartDesign menu. The user testbench is selected through the Core Testbench Configuration GUI.
When the SmartDesign generates the Libero SoC project, it installs the user testbench files.
To run the user testbench, set the design root to the Core16550 instantiation in the Libero SoC Design Hierarchy pane and click the Simulation icon in the SoC Design Flow window. This invokes ModelSim® and automatically runs the simulation.
Synthesis in Libero SoC (Ask a Question)
Click the Synthesis icon in Libero SoC. The Synthesis window appears. The Synplify® project. Set Synplify to use the Verilog 2001 standard if Verilog is being used. To run Synthesis, click the Run icon.
Place-and-Route in Libero SoC (Ask a Question)
To set the design route appropriately and run Synthesis, click the Layout icon in Libero SoC and invoke Designer. Core16550 does not require any special place-and-route settings.
Core16550 (Ask a Question)
This section provides information about parameters used in this core.
Parameters (Ask a Question)
Core16550 does not support any top-level parameters.
Core Interfaces (Ask a Question)
This section provides input and output summary.
I/O Signal Description (Ask a Question)
The following lists the Core16550 I/O definitions.
| नाव | प्रकार | ध्रुवीयता | वर्णन |
| PRESETN | इनपुट | कमी | मास्टर रीसेट |
| पीसीएलके | इनपुट | — | मास्टर घड्याळ
PCLK is divided by the value of the Divisor registers. The result is then divided by 16 to produce the baud rate. The resultant signal is the BAUDOUT signal. The rising edge of this pin is used to strobe all input and output signals. |
| लिहा | इनपुट | उच्च | APB write/read enable, active-high.
When HIGH, data is written to the specified address location. When LOW, data is read from the specified address location. |
| PADDR[८:५] | इनपुट | — | APB Address
This bus provides the link for the CPU to the address of the register of Core16550 to be read from or written to. |
| PSEL | इनपुट | उच्च | एपीबी निवड
When this is HIGH along with PENABLE, reading and writing to Core16550 is enabled. |
| PWDATA[7:0] | इनपुट | — | Data input bus
Data on this bus will be written into the addressed register during a write cycle. |
| पेनेबल | इनपुट | उच्च | APB सक्षम करा
When this is HIGH along with PSEL, reading and writing to Core16550 is enabled. |
| PRDATA[7:0] | आउटपुट | — | Data output bus
This bus holds the value of the addressed register during a read cycle. |
| CTSn | इनपुट | कमी | पाठवायला साफ करा
This active-low signal is an input showing when the attached device (modem) is ready to accept data. Core16550 passes this information to the CPU through the Modem Status register. This register also indicates that if the CTSn signal has changed since the last time, the register was read. |
| DSRn | इनपुट | कमी | डेटा सेट सज्ज
This active-low signal is an input indicating when the attached device (modem) is ready to set up a link with Core16550. Core16550 passes this information to the CPU through the Modem Status register. This register also indicates if the DSRn signal has changed since the last time the register was read. |
| DCDn | इनपुट | कमी | डेटा वाहक शोध
This active-low signal is an input indicating when the attached device (modem) has detected a carrier. Core16550 passes this information to the CPU though the Modem Status register. This register also indicates if the DCDn signal has changed since the last time the register is read. |
| SIN | इनपुट | — | Serial Input Data
This data is transmitted into Core16550. It is synchronized with the PCLK input pin. |
| RIn | इनपुट | कमी | रिंग इंडिकेटर
This active-low signal is an input showing when the attached device (modem) has sensed a ring signal on the telephone line. Core16550 passes this information to the CPU through the Modem Status register. This register also indicates when the RIn trailing edge was sensed. |
| SOUT | आउटपुट | — | Serial output data
This data is transmitted from Core16550. It is synchronized with the BAUDOUT output pin. |
| RTSn | आउटपुट | कमी | पाठवण्याची विनंती
This active-low output signal is used to inform the attached device (modem) that Core16550 is ready to send data. It is programmed by the CPU through the Modem Control register. |
| तक्ता 4-1. I/O Signal Summary (continued) | |||
| नाव | प्रकार | ध्रुवीयता | वर्णन |
| DTRn | आउटपुट | कमी | डेटा टर्मिनल तयार
This active-low output signal informs the attached device (modem) that Core16550 is ready to establish a communications link. It is programmed by the CPU through the Modem Control register. |
| OUT1n | आउटपुट | कमी | आउटपुट 1
This active-low output is a user-defined signal. CPU programs this signal through the Modem Control register and is set to the opposite value. |
| OUT2n | आउटपुट | कमी | आउटपुट 2
This active-low output signal is a user-defined signal. It is programmed by the CPU through the Modem Control register and is set to the opposite value. programmed. |
| INTR | आउटपुट | उच्च | Interrupt Pending
This active-high output signal is the interrupt output signal from Core16550. It is programmed to become active on certain events, informing the CPU that such an event has occurred, (for more details, see Interrupt Identification Register). The CPU then takes appropriate action. |
| BAUDOUTn | आउटपुट | कमी | Baud out
This is an output clock signal derived from the input clock for synchronizing the data output stream from SOUT. |
| RXRDYN | आउटपुट | कमी | Receiver ready to receive transmissions.
The CPU is indicated by this active-low output signal that the receiver section of Core16550 is available for data to be read. |
| TXRDYN | आउटपुट | कमी | Transmitter ready to transmit data.
This active-low signal indicates to the CPU that the transmitter section of Core16550 has space to write data for transmission. |
| rxfifo_empty | आउटपुट | उच्च | Receive FIFO empty.
This signal goes HIGH when the receive FIFO is empty. |
| rxfifo_full | आउटपुट | उच्च | Receive FIFO full.
This signal goes High when the receive FIFO is full. |
वेळेचे आरेखन (एक प्रश्न विचारा)
This section provides timing diagrams of this core.
Data Write Cycle and Data Read Cycle (Ask a Question)
Figure 5-1 and Figure 5-2 depict write cycle and read cycle timing relationships relative to the APB system clock, PCLK.
Register Write (Ask a Question)
The following figure shows the Address, Select and Enable signals are latched and must be valid prior to the rising edge of PCLK. Writing occurs at the rising edge of the PCLK signal.
Register Read (Ask a Question)
The following figure shows the Address, Select and Enable signals are latched and must be valid prior to the rising edge of PCLK. Reading occurs at the rising edge of the PCLK signal. 
For more details on the descriptions and timing waveforms, see AMBA specification.
Receiver Synchronization (Ask a Question)
When the receiver detects a Low state in the incoming data stream, it synchronizes to it. After the start edge, the UART waits 1.5 × (the normal bit length). This causes each subsequent bit to be read at the middle of its width. The following figure depicts this synchronization process.
Figure 5-3. Receiver Synchronization
Testbench Operation (Ask a Question)
Only one testbench is provided with Core16550: Verilog user testbench. This is a simple-to-use testbench written in Verilog. This testbench is intended for customer modification.
वापरकर्ता टेस्टबेंच (प्रश्न विचारा)
The following figure shows the block diagram of the example user design and testbench.
Figure 6-1. Core16550 User Testbench
The user testbench includes a simple example design that serves as a reference for users who want to implement their own designs.
The testbench for example, user design implements a subset of the functionality tested in the verification testbench, for more details, see User Testbench. Conceptually, as shown in Figure 6-1, the instantiation of Core16550 is simulated using a behavioral microcontroller and a simulated loopback connection. For example, user testbench demonstrates the transmit and receive by the same Core16550 unit, so you can gain a basic understanding of how to use this core.
The user testbench demonstrates the basic setup, transmit and receive operations of Core16550. The user testbench performs the following steps:
- Write to the control registers.
- Check received data.
- Turn on transmit and receive.
- Read the control registers.
- Transmit and receive one byte.
डिव्हाइस वापर आणि कार्यप्रदर्शन (एक प्रश्न विचारा)
The following table lists the Core16550 utilization and performance data. Table 7-1. Core16550 Utilization and Performance PolarFire and PolarFire SoC
| डिव्हाइस तपशील | संसाधने | रॅम | |||
| कुटुंब | साधन | 4LUT | डीएफएफ | तर्कशास्त्र घटक | μSRAM |
| PolarFire® | MPF100T- FCSG325I | 752 | 284 | 753 | 2 |
| PolarFire®SoC | MPFS250TS- FCSG536I | 716 | 284 | 720 | 2 |
| RTG4™ | RT4G150- 1CG1657M | 871 | 351 | 874 | 2 |
| इग्लू® २ | M2GL050TFB GA896STD | 754 | 271 | 1021 | 2 |
| SmartFusion® 2 | M2S050TFBG A896STD | 754 | 271 | 1021 | 2 |
| SmartFusion® | A2F500M3G- STD | 1163 | 243 | 1406 | 2 |
| IGLOO®/IGLOOE | AGL600- STD/AGLE600 V2 | 1010 | 237 | 1247 | 2 |
| फ्यूजन | AFS600-STD | 1010 | 237 | 1247 | 2 |
| ProASIC® 3/E | A3P600-STD | 1010 | 237 | 1247 | 2 |
| ProASIC Plus® | APA075-STD | 1209 | 233 | 1442 | 2 |
| RTAX-S | RTAX250S- STD | 608 | 229 | 837 | 2 |
| Axcelerator® | AX125-STD | 608 | 229 | 837 | 2 |
सोडवलेले प्रश्न (प्रश्न विचारा)
The following table lists all the resolved issues for the various Core16550 releases.
तक्ता 8-1. सोडवलेले मुद्दे
| आवृत्ती | बदल |
| v3.4 | Core16550 uses System Verilog Keyword “break” as register name which was causing syntax error issue. This has been fixed by replacing the keyword with another name. Added PolarFire® family support |
पुनरावृत्ती इतिहास (एक प्रश्न विचारा)
पुनरावृत्ती इतिहास दस्तऐवजात लागू केलेल्या बदलांचे वर्णन करतो. सर्वात वर्तमान प्रकाशनापासून सुरू होणारे बदल पुनरावृत्तीद्वारे सूचीबद्ध केले जातात.
मायक्रोचिप FPGA समर्थन
मायक्रोचिप एफपीजीए उत्पादने समूह ग्राहक सेवा, ग्राहक तांत्रिक सहाय्य केंद्र, ए यासह विविध समर्थन सेवांसह त्याच्या उत्पादनांचे समर्थन करतो website, and worldwide sales offices. Customers are suggested to visit Microchip’s online resources prior to contacting support as it is very likely that their queries have been already answered.
च्या माध्यमातून तांत्रिक सहाय्य केंद्राशी संपर्क साधा webयेथे साइट www.microchip.com/support FPGA डिव्हाइस भाग क्रमांकाचा उल्लेख करा, योग्य केस श्रेणी निवडा आणि डिझाइन अपलोड करा files तांत्रिक समर्थन केस तयार करताना.
गैर-तांत्रिक उत्पादन समर्थनासाठी ग्राहक सेवेशी संपर्क साधा, जसे की उत्पादनाची किंमत, उत्पादन अपग्रेड, अपडेट माहिती, ऑर्डर स्थिती आणि अधिकृतता.
- उत्तर अमेरिकेतून, 800.262.1060 वर कॉल करा
- उर्वरित जगातून, 650.318.4460 वर कॉल करा
- फॅक्स, जगातील कोठूनही, 650.318.8044
मायक्रोचिप माहिती
ट्रेडमार्क
“मायक्रोचिप” नाव आणि लोगो, “M” लोगो आणि इतर नावे, लोगो आणि ब्रँड हे मायक्रोचिप टेक्नॉलॉजी इनकॉर्पोरेटेडचे नोंदणीकृत आणि नोंदणीकृत नसलेले ट्रेडमार्क आहेत किंवा युनायटेड स्टेट्स आणि/किंवा इतर देशांमधील त्याच्या सहयोगी आणि/किंवा सहाय्यक आहेत (“मायक्रोचिप ट्रेडमार्क"). Microchip ट्रेडमार्क संबंधित माहिती येथे आढळू शकते https://www.microchip.com/en-us/about/legal-information/microchip-trademarks
ISBN:
कायदेशीर सूचना
- हे प्रकाशन आणि यातील माहिती केवळ मायक्रोचिप उत्पादनांसह वापरली जाऊ शकते, ज्यामध्ये तुमच्या अनुप्रयोगासह मायक्रोचिप उत्पादनांची रचना, चाचणी आणि एकत्रीकरण समाविष्ट आहे. या माहितीचा वापर
इतर कोणत्याही प्रकारे या अटींचे उल्लंघन करते. डिव्हाइस ॲप्लिकेशन्सशी संबंधित माहिती केवळ तुमच्या सोयीसाठी प्रदान केली जाते आणि ती अपडेट्सद्वारे बदलली जाऊ शकते. तुमचा अर्ज तुमच्या वैशिष्ट्यांशी जुळतो याची खात्री करणे तुमची जबाबदारी आहे. अतिरिक्त समर्थनासाठी तुमच्या स्थानिक मायक्रोचिप विक्री कार्यालयाशी संपर्क साधा किंवा येथे अतिरिक्त समर्थन मिळवा www.microchip.com/en-us/support/design-help/client-support-services - ही माहिती मायक्रोचिप द्वारे "जशी आहे तशी" प्रदान केली जाते. MICROCHIP कोणत्याही प्रकारचे कोणतेही प्रतिनिधित्व किंवा हमी देत नाही मग ते व्यक्त किंवा निहित, लिखित किंवा मौखिक, वैधानिक किंवा अन्यथा, माहितीशी संबंधित परंतु मर्यादित नसलेले गैर-उल्लंघन, व्यापारीता आणि विशिष्ट हेतूसाठी योग्यता, किंवा त्याच्या स्थिती, गुणवत्ता किंवा कार्यप्रदर्शनाशी संबंधित हमी.
- IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP’S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.
- लाइफ सपोर्ट आणि/किंवा सुरक्षा ऍप्लिकेशन्समध्ये मायक्रोचिप उपकरणांचा वापर पूर्णपणे खरेदीदाराच्या जोखमीवर आहे आणि खरेदीदार अशा वापरामुळे होणारे कोणतेही आणि सर्व नुकसान, दावे, दावे किंवा खर्चापासून निरुपद्रवी मायक्रोचिपचा बचाव, नुकसानभरपाई आणि ठेवण्यास सहमती देतो. कोणत्याही मायक्रोचिप बौद्धिक संपदा अधिकारांतर्गत कोणताही परवाना स्पष्टपणे किंवा अन्यथा सांगितल्याशिवाय दिला जात नाही.
मायक्रोचिप डिव्हाइसेस कोड संरक्षण वैशिष्ट्य
मायक्रोचिप उत्पादनांवरील कोड संरक्षण वैशिष्ट्याचे खालील तपशील लक्षात घ्या:
- मायक्रोचिप उत्पादने त्यांच्या विशिष्ट मायक्रोचिप डेटा शीटमध्ये समाविष्ट असलेल्या वैशिष्ट्यांची पूर्तता करतात.
- मायक्रोचिपचा असा विश्वास आहे की त्याच्या उत्पादनांचे कुटुंब इच्छित पद्धतीने, ऑपरेटिंग वैशिष्ट्यांमध्ये आणि सामान्य परिस्थितीत वापरल्यास सुरक्षित आहे.
- मायक्रोचिप त्याच्या बौद्धिक संपदा अधिकारांचे मूल्य आणि आक्रमकपणे संरक्षण करते. मायक्रोचिप उत्पादनांच्या कोड संरक्षण वैशिष्ट्यांचा भंग करण्याचा प्रयत्न कठोरपणे प्रतिबंधित आहे आणि डिजिटल मिलेनियम कॉपीराइट कायद्याचे उल्लंघन करू शकते.
- मायक्रोचिप किंवा इतर कोणताही सेमीकंडक्टर निर्माता त्याच्या कोडच्या सुरक्षिततेची हमी देऊ शकत नाही. कोड संरक्षणाचा अर्थ असा नाही की आम्ही उत्पादन "अटूट" असल्याची हमी देत आहोत. कोड संरक्षण सतत विकसित होत आहे. मायक्रोचिप आमच्या उत्पादनांची कोड संरक्षण वैशिष्ट्ये सतत सुधारण्यासाठी वचनबद्ध आहे.
वापरकर्ता मार्गदर्शक
© 2025 Microchip Technology Inc. आणि त्याच्या सहाय्यक कंपन्या
कागदपत्रे / संसाधने
 |
MICROCHIP Core16550 Universal Asynchronous Receiver Transmitter [pdf] वापरकर्ता मार्गदर्शक v3.4, v3.3, Core16550 Universal Asynchronous Receiver Transmitter, Core16550, Universal Asynchronous Receiver Transmitter, Asynchronous Receiver Transmitter, Receiver Transmitter, Transmitter |